Review: Pipelining Lessons

- Pipelining doesn’t help latency of single task, it helps throughput of entire workload
- Pipeline rate limited by slowest pipeline stage
- Multiple tasks operating simultaneously
- Potential speedup = Number pipe stages
- Unbalanced lengths of pipe stages reduces speedup
- Time to “fill” pipeline and time to “drain” it reduces speedup
**Review: Single Cycle, Multiple Cycle, vs. Pipeline**

**Single Cycle Implementation:**

<table>
<thead>
<tr>
<th>Cycle 1</th>
<th>Cycle 2</th>
<th>Waste</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load</td>
<td>Store</td>
<td></td>
</tr>
</tbody>
</table>

**Multiple Cycle Implementation:**

<table>
<thead>
<tr>
<th>Cycle 1</th>
<th>Cycle 2</th>
<th>Cycle 3</th>
<th>Cycle 4</th>
<th>Cycle 5</th>
<th>Cycle 6</th>
<th>Cycle 7</th>
<th>Cycle 8</th>
<th>Cycle 9</th>
<th>Cycle 10</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ifetch</td>
<td>Reg</td>
<td>Exec</td>
<td>Mem</td>
<td>Wr</td>
<td>Ifetch</td>
<td>Reg</td>
<td>Exec</td>
<td>Mem</td>
<td>Ifetch</td>
</tr>
</tbody>
</table>

**Pipeline Implementation:**

<table>
<thead>
<tr>
<th>Load</th>
<th>Ifetch</th>
<th>Reg</th>
<th>Exec</th>
<th>Mem</th>
<th>Wr</th>
</tr>
</thead>
<tbody>
<tr>
<td>Store</td>
<td>Ifetch</td>
<td>Reg</td>
<td>Exec</td>
<td>Mem</td>
<td>Wr</td>
</tr>
</tbody>
</table>

**Review: A Pipelined Datapath**

**CS420 Pipeline Diagram**

UC. Colorado Springs
Adapted from ©UCB07 & ©UCB03
Review: Pipeline Control “Data Stationary Control”

- The Main Control generates the control signals during Reg/Dec
  - Control signals for Exec (ExtOp, ALUSrc, ...) are used 1 cycle later
  - Control signals for Mem (MemWr Branch) are used 2 cycles later
  - Control signals for Wr (MemtoReg MemWr) are used 3 cycles later

Pipeline Summary

- Pipeline Processor:
  - Natural enhancement of the multiple clock cycle processor
  - Each functional unit can only be used once per instruction
  - If a instruction is going to use a functional unit:
    - it must use it at the same stage as all other instructions

- Pipeline Control:
  - Each stage’s control signal depends ONLY on the instruction that is currently in that stage
Can Pipelining Get Us into Trouble?

- **Yes: Pipeline Hazards**
  - **structural hazards**: attempt to use the same resource two different ways at the same time
    - E.g., combined washer/dryer would be a structural hazard
  - **control hazards**: attempt to make a decision before condition is evaluated
    - branch instructions
  - **data hazards**: attempt to use item before it is ready
    - E.g., one sock of pair in dryer and one in washer; can't fold until get sock from washer through dryer
    - instruction depends on result of prior instruction still in the pipeline

- Can always resolve hazards by **waiting (stall)**
  - pipeline control must detect the hazard
  - take action (or delay action) to resolve hazards

Pipelining the R-type and Load Instruction

- **Ops! We have a problem!**
  - Two instructions try to write to the register file at the same time!
  - Only one write port -> a structural hazard
    - This one can be solved to have all instructions to have 5 stages
Single Memory is a Structural Hazard

Option 1: Stall to resolve Memory Structural Hazard
Load Structural Hazard Performance Impact

Suppose: 1) memory data reference instructions constitute 40% of the instruction mix of a program.

2) ideal CPI (no hazards) is 1.

3) the processor with the structural hazard has a clock rate that is 1.05 times higher than the clock rate of the processor without the structural hazard.

Question: pipeline w/ or w/o the structural hazard, which faster? By how much?

Answer:

For pipeline w/ the structural hazard:

Ave. instruction exec. Time = average CPI * clock cycle time

\[
\text{AIET} = (60\% \times 1 + 40\% \times 2) \times \frac{\text{CCT}\_\text{ideal}}{1.05}
\]

\[
= 1.333 \times \text{CCT}\_\text{ideal}
\]

For pipeline w/o the structural hazard:

Ave. instruction exec. Time = 1 * CCT\_ideal

Speedup = AIET\_w/ hazard / AIET\_w/o hazard = 1.333

Option 2: Duplicate to Resolve Structural Hazard

- Separate Instruction Cache (Im) & Data Cache (Dm)

\[\text{Time (clock cycles)}\]

- Load
- Instr 1
- Instr 2
- Instr 3
- Instr 4
Why Allowing Structural Hazards?

A processor w/o structural hazards will always have a lower CPI, if other factors are equal, then why a designer allows structural hazards?

Answer:

Cost!

Duplication/separation of IC and DC:
  a) costly itself
  b) processor requires twice as much total memory bandwidth, if it needs to support IC and DC accesses in the same cycle.

Data Hazard on r1

add \( r1, r2, r3 \)
sub \( r4, r1, r5 \)
and \( r6, r1, r7 \)
or \( r8, r1, r9 \)
xor \( r10, r1, r11 \)
Data Hazard on r1:

- Dependencies backwards in time are hazards

Even Worse: Unpredictable Behavior!

- Interrupts – events other than branches and jumps that change the normal flow of instruction execution.
  - E.g., asynchronous I/O interrupts
    - I/O interrupt is not associated with any instruction
    - I/O interrupt does not prevent any instruction from completion
      - pick your own convenient point to take an interrupt

- If an interrupt occurs between Add and Sub instructions
  - The WB stage of the Add will complete
  - The value of R1 at that point for the subsequent Sub instruction will be the Right result of the Add.
    - Execution behavior is unpredictable!

add r1, r2, r3

sub r4, r1, r5
Option 1: HW Stalls to Resolve Data Hazard

- Dependencies backwards in time are hazards

Time (clock cycles)

<table>
<thead>
<tr>
<th>IF</th>
<th>ID/RF</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Im</td>
<td>Reg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Im</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Im</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\[ \text{add } r1, r2, r3 \]
\[ \text{sub } r4, r1, r5 \]
\[ \text{and } r6, r1, r7 \]
\[ \text{or } r8, r1, r9 \]
\[ \text{xor } r10, r1, r11 \]

But recall use of “Data Stationary Control”

- The Main Control generates the control signals during Reg/Dec
  - Control signals for Exec (ExtOp, ALUSrc, ...) are used 1 cycle later
  - Control signals for Mem (MemWr Branch) are used 2 cycles later
  - Control signals for Wr (MemtoReg MemWr) are used 3 cycles later
Option 1: How HW really stalls pipeline

- HW doesn’t change PC => keeps fetching same instruction & sets control signals to to benign values (0)

<table>
<thead>
<tr>
<th>Time (clock cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>add r1, r2, r3</td>
</tr>
<tr>
<td>stall</td>
</tr>
<tr>
<td>stall</td>
</tr>
<tr>
<td>stall</td>
</tr>
<tr>
<td>sub r4, r5, r1</td>
</tr>
<tr>
<td>and r6, r1, r7</td>
</tr>
</tbody>
</table>

Option 2: SW inserts independent instructions

- Worst case inserts NOP instructions

<table>
<thead>
<tr>
<th>Time (clock cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>add r1, r2, r3</td>
</tr>
<tr>
<td>nop</td>
</tr>
<tr>
<td>nop</td>
</tr>
<tr>
<td>nop</td>
</tr>
<tr>
<td>sub r4, r5, r1</td>
</tr>
<tr>
<td>and r6, r1, r7</td>
</tr>
</tbody>
</table>
Simultaneous Readings and Writing

- The register file is used in two stages
  - One for reading in ID/RF
  - One for writing in WB

- We need to perform two reads and one write every clock cycle

- To handle reads and a write to the same register
  - performing register write in the first half of the clock cycle and
    the read in the second half (hardware implementation)

Advantage?

Advantage of Half-stage (Simultaneous) Writing

- Dependencies backwards in time are hazards
Option 3 Insight: Data is available!

- Pipeline registers already contain needed data

Time (clock cycles)

<table>
<thead>
<tr>
<th>IF</th>
<th>ID/RF</th>
<th>EX</th>
<th>MEM</th>
<th>WB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Im</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Reg</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Dm</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Reg</td>
</tr>
</tbody>
</table>

add \( r_1, r_2, r_3 \)
sub \( r_4, r_5, r_1 \)
and \( r_6, r_1, r_7 \)
or \( r_8, r_1, r_9 \)
xor \( r_{10}, r_1, r_{11} \)

HW Change I for “Forwarding” (Bypassing):

- Increase multiplexors to add 2 paths from pipeline registers
- Assumes register read during write gets new value (write then read)
  (otherwise more results to be forwarded)
HW Change II for “Forwarding” (Bypassing):

- Increase multiplexors to add 3 paths from pipeline registers
- Assumess register read during write gets new value (write then read)
  (otherwise more results to be forwarded)

\[ \begin{align*}
\text{Bypassing (cont.)} \\
\text{• Two (or three) extra inputs on each ALU multiplexer and the} \\
\text{addition of paths to the new inputs} \\
& \text{• the ALU output at the end of the EX (EXEC/MEM } \rightarrow \text{ EX)} \\
& \text{add } S1, S2, S3 \\
& \text{add } S4, S1, S1 \\
& \text{• the ALU output at the end of the MEM stage (MEM/WB } \rightarrow \text{ EX)} \\
& \text{add } S1, S2, S3 \\
& \text{add } S5, S6, S7 \\
& \text{lw } S4, S1 (100) \\
& \text{• the memory output at the end of the MEM stage (MEM/WB } \rightarrow \text{ EX)} \\
& \text{lw } S1, S2 (100) \\
& \text{add } S5, S6, S7 \\
& \text{add } S2, S1, S1
\end{align*} \]
**The Delay Load Phenomenon**

Although Load is fetched during Cycle 1:
- The data is NOT written into the Reg File until the end of Cycle 5
- We cannot read this value from the Reg File until Cycle 6
- 3-instruction delay before the load take effect if no bypassing

This is referred to as Delay Load:
- Clever design techniques can reduce the delay to ONE instruction

---

**Forwarding reduces Data Hazard to 1 cycle:**
Option 2: HW Stalls to Resolve Data Hazard

- "pipeline interlock": checks for hazard & stalls

```
lw r1, 0(r2)  # stall
sub r4,r1,r3
and r6,r1,r7
or r8,r1,r9
```

Option 3: SW Inserts Independent Instructions

- Worst case inserts NOP instructions
- MIPS I solution: No HW checking

```
lw r1, 0(r2)  # nop
sub r4,r1,r3
and r6,r1,r7
or r8,r1,r9
```
Option 4: Software/Compiler Scheduling / ILP

Try producing fast code for
\[
a = b + c; \\
d = e - f;
\]
assuming \(a, b, c, d, e,\) and \(f\) in memory.

Slow code:

- \text{LW} \ Rb,b
- \text{LW} \ Rc,c
- \text{ADD} \ Ra,Rb,Rc
- \text{SW} \ a,Ra
- \text{LW} \ Re,e
- \text{ADD} \ Ra,Rb,Rc
- \text{LW} \ Rf,f
- \text{SW} \ a,Ra
- \text{SW} \ d,Rd

Fast code:

- \text{LW} \ Rb,b
- \text{LW} \ Rc,c
- \text{LW} \ Re,e
- \text{ADD} \ Ra,Rb,Rc
- \text{LW} \ Rf,f
- \text{SW} \ a,Ra
- \text{SW} \ d,Rd

Option 5: Hardware/Dynamic Scheduling / ILP

- Static/compiler pipeline scheduling by the compiler tries to minimize stalls by separating dependent instructions so that they will not lead to hazards.
- Dynamic hardware scheduling tries to avoid stalls when dependences, which could generate hazards, are present.
### Pipeline Data Hazard Detection (Delay Load)

<table>
<thead>
<tr>
<th>Situation</th>
<th>Example code sequence</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>No dependence</td>
<td>LD R1, 45(R2)</td>
<td>No hazard possible because no dependence exists on R1 in the immediately following three instructions</td>
</tr>
<tr>
<td></td>
<td>DADD R5, R6, R7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DSUB R6, R7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>OR R9, R6, R7</td>
<td></td>
</tr>
<tr>
<td>Dependence requiring stall</td>
<td>LD R1, 45(R2)</td>
<td>Comparators detect the use of R1 in the DADD and stall the DADD (and DSUB and OR) before the DADD begins EX.</td>
</tr>
<tr>
<td></td>
<td>DADD R5, R1, R7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DSUB R8, R6, R7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>OR R9, R6, R7</td>
<td></td>
</tr>
<tr>
<td>Dependence overcome by forwarding</td>
<td>LD R1, 45(R2)</td>
<td>Comparators detect use of R1 in DSUB and forward result of load to ALU in time for DSUB to begin EX.</td>
</tr>
<tr>
<td></td>
<td>DADD R5, R6, R7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DSUB R8, R1, R7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>OR R9, R6, R7</td>
<td></td>
</tr>
<tr>
<td>Dependence with accesses in order</td>
<td>LD R1, 45(R2)</td>
<td>No action required because the read of R1 by OR occurs in the second half of the ID phase, while the write of the loaded data occurred in the first half.</td>
</tr>
<tr>
<td></td>
<td>DADD R5, R6, R7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>DSUB R8, R6, R7</td>
<td></td>
</tr>
<tr>
<td></td>
<td>OR R9, R1, R7</td>
<td></td>
</tr>
</tbody>
</table>

° Comparing the destination and sources of adjacent instructions

### Pipeline Interlock Control (for Delay Load)

<table>
<thead>
<tr>
<th>Opcode of ID/EX (ID/EX.IR 0...5)</th>
<th>Opcode field of IF/ID (IF/ID.IR 0...5)</th>
<th>Matching operand fields</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load</td>
<td>Reg-Reg ALU</td>
<td>ID/EX.IR[rt] == IF/ID.IR[rs]</td>
</tr>
<tr>
<td>Load</td>
<td>Reg-Reg ALU</td>
<td>ID/EX.IR[rt] == IF/ID.IR[rt]</td>
</tr>
<tr>
<td>Load</td>
<td>Load, Store, ALU imme, branch</td>
<td>ID/EX.IR[rt] == IF/ID.IR[rs]</td>
</tr>
</tbody>
</table>

° The logic to detect the need for load interlock during the ID stage of an instruction requires three/two comparisons

• Why three: is R-type ‘rs’ in the same bits position of the instruction as that of I-type ‘rs’? Though in MIPS, they are!
From Last Lecture: The Delay Branch Phenomenon

<table>
<thead>
<tr>
<th>Cycle 4</th>
<th>Cycle 5</th>
<th>Cycle 6</th>
<th>Cycle 7</th>
<th>Cycle 8</th>
<th>Cycle 9</th>
<th>Cycle 10</th>
<th>Cycle 11</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clk</td>
<td>Ifetch</td>
<td>Reg/Dec</td>
<td>Exec</td>
<td>Mem</td>
<td>Wr</td>
<td>Ifetch</td>
<td>Reg/Dec</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>12: Beq</td>
<td>Mem</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>(target is 1000)</td>
<td>Mem</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>16: R-type</td>
<td>Mem</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>20: R-type</td>
<td>Mem</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>24: R-type</td>
<td>Mem</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1000: Target of Br</td>
<td>Mem</td>
</tr>
</tbody>
</table>

* Although Beq (4 cycle vs. 3 cycle BEQZ/BNEZ) is fetched in Cycle 4:
  - Target address is NOT written into the PC until the end of Cycle 7
  - Branch’s target is NOT fetched until Cycle 8
  - 3-instruction delay before the branch take effect

* This is referred to as Control Hazard (greater loss than data hazards):
  - make a decision based on result of an instruction while others are executing
  - Clever design techniques can reduce the delay to ONE instruction

General Control Hazard Solution: Stall

- **Stall**: wait until decision is clear
- **Impact**: 3 or 2 lost cycles (i.e., if ZERO detection happens and PC updates in the end of stage 3 in branch instruction) => slow
- **Move decision to end of decode**
  - Move Zero test to ID/RF stage (like BEQZ/BNEZ)
  - Adder to calculate new PC in ID/RF stage
  - 1 clock cycle penalty for branch vs. 3
Recall: An Abstracted Multiple Cycle Datapath

- Move decision to end of decode
  - 1) Move Zero test to ID/RF stage (like BEQZ/BNEZ)
  - 2) Adder to calculate new PC in ID/RF stage; 1 cycle penalty vs. 3

Recap: A View of the Pipeline Execution Unit

- Move to stage 2? 32-bits imm in ID/Ex
Taken Branch vs. Not-Taken Branch

12: Beq
16: successor
20: successor + 1
24: successor + 2

1: Ifetch
2: Reg/Dec
3: Exec
4: Mem
5: Wr

How this stall can be implemented by “control”?

° Taken branch: If a branch changes the PC to its target address
° Not-Taken (untaken) branch: If a branch sequentially falls through
° If the branch above is not taken, the second IF for branch successor is redundant
  • How to take the advantage since the right instruction was indeed fetched?

Reducing Pipeline Branch Penalties:

° Four simple compile-time schemes
  • STATIC: fixed for each branch during the entire execution; software try to minimize the branch penalty by using knowledge of the hardware and of branch behavior
° More powerful HW and SW techniques for both static and dynamic branch prediction
  • Instruction Level Parallelism (ILP)
**Technique 1: freezing/flushing**

- Freezing or flushing
  - Holding or deleting any instructions after the branch until the branch decision & destination is known
    - Simplicity for both HW and SW
      - HW doesn’t change PC => keeps fetching same instruction & sets control signals to benign values (0)
    - Early solutions (fixed penalty, CPI 2 for branch instructions)

<table>
<thead>
<tr>
<th>Clk</th>
<th>Cycle 4</th>
<th>Cycle 5</th>
<th>Cycle 6</th>
<th>Cycle 7</th>
<th>Cycle 8</th>
<th>Cycle 9</th>
<th>Cycle 10</th>
<th>Cycle 11</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

12: Beq

<table>
<thead>
<tr>
<th>Ifetch</th>
<th>Reg/Dec</th>
<th>Exec</th>
<th>Mem</th>
<th>Wr</th>
</tr>
</thead>
</table>

16: successor

<table>
<thead>
<tr>
<th>Ifetch</th>
<th>Ifetch</th>
<th>Reg/Dec</th>
<th>Exec</th>
<th>Mem</th>
<th>Wr</th>
</tr>
</thead>
</table>

20: successor + 1

<table>
<thead>
<tr>
<th>Ifetch</th>
<th>Reg/Dec</th>
<th>Exec</th>
<th>Mem</th>
<th>Wr</th>
</tr>
</thead>
</table>

24: successor + 2

<table>
<thead>
<tr>
<th>Ifetch</th>
<th>Reg/Dec</th>
<th>Exec</th>
<th>Mem</th>
<th>Wr</th>
</tr>
</thead>
</table>

**Technique 2: not-taken branch**

- Single Direction Prediction; not-taken branch
  - Treat every branch as not taken
  - Allowing HW to continue as if the branch were not executed
    - simplifies the instruction fetch
    - Older pipelined processors, e.g., Intel i486
  - What if branch is taken?
    - For integer benchmarks, branches are taken about 60%
    - Turn the fetched instruction into a *noop*, and restart IF at the target address
      - no “damage” has been done yet to Registers & Memory!
    - For integer benchmarks, branches are taken about 60%
### Techniques 2 (Predicted-not-taken) Diagram

#### Untaken branch

- Instruction i + 1
- Instruction i + 2
- Instruction i + 3
- Instruction i + 4

#### Taken branch

- Instruction i + 1
- Branch target
- Branch target + 1
- Branch target + 2

**1 stall**

---

### Technique 3: taken branch

- Single Direction Prediction; taken branch
  - Treat every branch as taken -- a higher prediction accuracy (60%)
  - **Question 1**: does it makes sense in our five-stage pipelining?
    - Does not know the target address any earlier than we know branch outcome
  - **Question 2**: when does it makes sense?
    - In some processors, branch target address is available before the branch outcome
    - But often more HW to calculate the branch address earlier
  - Better prediction accuracy: Backwards Taken/Forwards Not Taken
    - Majority of backwards branches are loop branches, which usually iterate many times before exiting; branches are likely taken
    - Pros: no ISA modification since the sign of target displacement is encoded in the branch instruction.
    - Example: HP PA-RISC2.0 ISA
Technique 4: delayed branch

- **Execution cycle**
  - branch instruction
  - sequential successor 1
  - branch target if taken or sequential successor 2 if not taken

- A HW component: branch delay slot (1 for MIPS)
  - Instruction inside is executed whether branch is taken or not
  - Thus, what is the job for the compiler?
    - Make the successor instruction valid and useful!

---

### Technique 4 Example

<table>
<thead>
<tr>
<th>Untaken branch</th>
<th>Ifetch</th>
<th>Reg/Dec</th>
<th>Exec</th>
<th>Mem</th>
<th>Wr</th>
</tr>
</thead>
<tbody>
<tr>
<td>Branch delay Instruction (i+1)</td>
<td>Ifetch</td>
<td>Reg/Dec</td>
<td>Exec</td>
<td>Mem</td>
<td>Wr</td>
</tr>
<tr>
<td>Instruction i + 2</td>
<td>Ifetch</td>
<td>Reg/Dec</td>
<td>Exec</td>
<td>Mem</td>
<td>Wr</td>
</tr>
<tr>
<td>Instruction i + 3</td>
<td>Ifetch</td>
<td>Reg/Dec</td>
<td>Exec</td>
<td>Mem</td>
<td>Wr</td>
</tr>
<tr>
<td>Instruction i + 4</td>
<td>Ifetch</td>
<td>Reg/Dec</td>
<td>Exec</td>
<td>Mem</td>
<td>Wr</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Taken branch</th>
<th>Ifetch</th>
<th>Reg/Dec</th>
<th>Exec</th>
<th>Mem</th>
<th>Wr</th>
</tr>
</thead>
<tbody>
<tr>
<td>Branch delay Instruction (i+1)</td>
<td>Ifetch</td>
<td>Reg/Dec</td>
<td>Exec</td>
<td>Mem</td>
<td>Wr</td>
</tr>
<tr>
<td>Branch target</td>
<td>Ifetch</td>
<td>Reg/Dec</td>
<td>Exec</td>
<td>Mem</td>
<td>Wr</td>
</tr>
<tr>
<td>Branch target + 1</td>
<td>Ifetch</td>
<td>Reg/Dec</td>
<td>Exec</td>
<td>Mem</td>
<td>Wr</td>
</tr>
<tr>
<td>Branch target + 2</td>
<td>Ifetch</td>
<td>Reg/Dec</td>
<td>Exec</td>
<td>Mem</td>
<td>Wr</td>
</tr>
</tbody>
</table>
Scheduling the Branch Delay Slot (BDS)

Make the successor instruction valid and useful! Worst case:
It must be OK to execute BDS when the branch goes in the unexpected direction.

Summary of Pipelining Hazards

- Speed Up and Pipeline Depth; if ideal CPI is 1, then:
  \[ \text{Speedup} = \frac{\text{Pipeline depth} \times \text{Clock cycle unpipelined}}{1 + \text{Pipeline stall cycles per instruction} \times \text{Clock cycle pipelined}} \]

- What makes it easy
  - all instructions are the same length
  - just a few instruction formats
  - memory operands appear only in loads and stores

- What makes it hard: hazards limit performance on computers:
  - structural: need more HW resources
  - data: need forwarding (& simultaneous write), compiler scheduling
  - control: early evaluation & PC, delayed branch, prediction

- Compilers key to reducing cost of data and control hazards

- More reading:
  - CA 5: Appendix C.2-C.4
  - CO 4: Chapter 4.5-4.8