













C	lassifying ISAs						
1.	Dimension 1: Where other than memory?						
	<ul> <li>Accumulator</li> </ul>						
	– Stack						
	<ul> <li>A set of registers</li> </ul>						
2.	Naming Implicitly or explicitly?						
	Implicitly:						
	Accumulator						
	<ul> <li>Stack; operands identified by TOS</li> </ul>						
	Explicitly						
	General-purpose register architectures						
	Either registers or memory locations	5					
CS420/520	Lec 4 ISA.8 UC. Colorado Springs	Adapted from ©UCB97 & ©UCB03					









Example:							
In VAX:	ADDL (R9), (R10), (I mem[R9] <-	<mark>R11)</mark> - mem[R10] + mem[R11]					
VAX: r f	VAX: richest of addressing modes fewest restrictions on memory addressing						
In MIPS:	lw R1, (R10); lw R2, (R11) add R3, R1, R2; sw R3, (R9);	load a word R3 < R1+R2 store a word					
CS420/520 Lec 4 ISA.13	UC. Colorado Springs	Adapted from ©UCB97 & ©UCB03					











Addressing mode	Example	Meaning
Register	Add R4,R3	R4← R4+R3
Immediate	Add R4,#3	R4 ← R4+3
Displacement	Add R4,100(R1)	R4 ← R4+Mem[100+R1]
Register indirect	Add R4,(R1)	R4 ← R4+Mem[R1]
Indexed	Add R3,(R1+R2)	R3 ← R3+Mem[R1+R2]
Direct or absolute	Add R1,(1001)	R1 ← R1+Mem[1001]
Memory indirect	Add R1,@(R3)	R1 ← R1+Mem[Mem[R3]]
Auto-increment	Add R1,(R2)+	R1 ← R1+Mem[R2]; R2 ← R2+d
Auto-decrement	Add R1,-(R2)	$R2 \leftarrow R2-d; R1 \leftarrow R1+Mem[R2]$
Scaled	Add R1,100(R2)[R3]	R1 ← R1+Mem[100+R2+R3*d]



















Typical Operation	ns		
Data Movement	Load (f Store ( memor registe input (f output push, p	rom memory) to memory) y-to-memory move r-to-register move from I/O device) (to I/O device) pop (to/from stack)	
Arithmetic	integer Add, Si	(binary + decimal) or FP ubtract, Multiply, Divide	
Logical	not, an	d, or, set, clear	
Shift	shift le	ft/right, rotate left/right	
Control (Jump/Brand	ch) uncond	ditional, conditional	
Subroutine Linkage	call, ret	turn	
Interrupt	trap, re	trap, return	
Synchronization	test & s	set (atomic r-m-w)	
String	move, e	compare, search, translate	
420/520 Lec 4 ISA.29	UC. Colorado Springs	Adapted from ©UCB97 & ©UCB03	

° Rank	instruction Ir	nteger A	verage Percent	total executed
1	load	2	22%	
2	conditional branch	h 2	20%	
3	compare		16%	
4	store		12%	
5	add	8	8%	
6	and	(	6%	
7	sub	ļ	5%	
8	move register-regi	ister 4	4%	
9	call		1%	
10	return		1%	
	Total	ę	96%	
° Simpl	e instructions dom	inate in	struction freque	ency









Name	Examples	How condition is tested	Advantages	Disadvantages
Condition code (CC)	80x86, ARM, PowerPC, SPARC, SuperH	Tests special bits set by ALU operations, possibly under program control.	Sometimes condition is set for free.	CC is extra state. Condition codes constrain the ordering of instructions since they pass information from one instruction to a branch.
Condition register	Alpha, MIPS	Tests arbitrary register with the result of a comparison.	Simple.	Uses up a register.
Compare and branch	PA-RISC, VAX	Compare is part of the branch. Often compare is limited to subset	One instruction rather than two for a branch.	May be too much work per instruction for pipelined





Operation and no. of operands	Address specifier 1	Address field 1	•••	Address specifier	Address field
(a) Variable (e.g.,	VAX, Intel 80x8	86)			
low avg. co	ode size bes	st when many a	addressir	na modes b	ut poor perf.
		,, .		.g	ar heer herr
	Adda	Addross	Addre	ss	
Operation	Address	Address			
Operation	field 1	field 2	field 3		
Operation (b) Fixed (e.g., Al	field 1 pha, ARM, MIPS	field 2 S, PowerPC, SPA	field 3 RC, Super	rH)	
Operation (b) Fixed (e.g., Alı easy deco	pha, ARM, MIPS	field 2 5, PowerPC, SPA mpiler, easy p	field 3 RC, Super Dipelinin	H) Ig but was	ted bits in instr.
Operation (b) Fixed (e.g., Alf easy decc Operation	Address field 1 pha, ARM, MIPS oding for co Address specifier	Address field 2 S, PowerPC, SPA mpiler, easy p Address field	field 3 RC, Super Dipelinin T	H) ng but was radeoff: m	sted bits in instr. nultiple of bytes, arbitrary bit length
Operation (b) Fixed (e.g., Alj easy deco Operation	Address field 1 pha, ARM, MIPS oding for con Address specifier	Address field 2 S, PowerPC, SPA mpiler, easy p Address field	field 3 RC, Super Dipelinir T ir	H) ng but was radeoff: m nstead of a	sted bits in instr. Sultiple of bytes, arbitrary bit length
Operation (b) Fixed (e.g., Alj easy deco Operation Operation	Address field 1 pha, ARM, MIPS oding for con Address specifier Address specifier 1	Address field 2 S, PowerPC, SPA mpiler, easy p Address field Address specifier 2	field 3 RC, Super Dipelinin T ir Addre field	m) ag but was radeoff: m nstead of a	sted bits in instr. nultiple of bytes, arbitrary bit length
Operation (b) Fixed (e.g., Alp easy decc Operation Operation	Address field 1 pha, ARM, MIPS oding for con Address specifier Address specifier 1	Address field 2 S, PowerPC, SPA mpiler, easy p Address field Address specifier 2	field 3 RC, Super pipelinin T ir Addre field	H) ag but was radeoff: m nstead of a	sted bits in instr. nultiple of bytes, arbitrary bit length







	(1)			100- <b>D</b> 100		1 D		
	Char	acteristics	or some C	15CS, KISC	s, and Sup	erscalar Pro	ocessors	
	Comp (C	olex Instructi ISC)Compu	on Set ter	Reduced I Set (RISC)	Instruction ) Computer		Superscalar	
Characteristic	IBM 370/168	VAX 11/780	Intel 80486	SPARC	MIPS R4000	PowerPC	Ultra SPARC	MIPS R10000
l'ear developed	1973	1978	1989	1987	1991	1993	1996	1996
Number of nstructions	208	303	235	69	94	225		
nstruction size (bytes)	2-6	2-57	1-11	4	4	4	4	4
Addressing modes	4	22	11	1	1	2	1	1
Number of general- ourpose registers	16	16	8	40 - 520	32	32	40 - 520	32
Control memory size Kbits)	420	480	246	-	-	-	-	-
Cache size (KBytes)	64	64	8	32	128	16-32	32	64



Machine Exa	mples: Address & Reg	isters
Intel 8086	2 <sup>20</sup> x 8 bit bytes AX, BX, CX, DX SP, BP, SI, DI CS, SS, DS IP, Flags	acc, index, count stack, string code,stack,data segment
VAX 11	32 2 x 8 bit bytes 16 x 32 bit GPRs	r15 program counter r14 stack pointer r13 frame pointer r12 argument ptr
MC 68000	2 <sup>24</sup> x 8 bit bytes 8 x 32 bit GPRs 7 x 32 bit addr reg 1 x 32 bit SP 1 x 32 bit PC	
MIPS	<sup>32</sup> x 8 bit bytes 32 x 32 bit GPRs 32 x 32 bit FPRs 32 x 32 bit FPRs HI, LO, PC	
S420/520 Lec 4 ISA.44	UC. Colorado Springs	Adapted from ©UCB97 & ©UCB03

# **Concluding Remarks**

## • Changes in 1990s

### - Address size doubles

- » Instruction sets: 32-bit addresses → 64-bit addresses
- » Registers: 32-bit → 64-bit
- Optimization of cache performance
  - » Pre-fetch instructions were added (Memory Hierarchy)

### - Support for Multimedia

» Instruction sets extended for MM and DSP applications

## Trends in ISA design

## - Long instruction words

- » More instruction-level parallelism (Pipelining)
- Blending general-purpose and DSP architectures
- 80x86 emulation

#### » Given the popularity of software for 80x86 architecture, see if changes to the instruction sets can improve performance, cost or power when emulating the 80x86 architecture

CS420/520 Lec 4 ISA.45

UC. Colorado Springs

Adapted from ©UCB97 & ©UCB03

Lecture Summary: ISA	4					
° Use general purpose register	s with a load-store architecture;					
<ul> <li>Support these addressing mo size of 12 to 16 bits), immedia</li> </ul>	odes: displacement (with an address offset ate (size 8 to 16 bits), and register deferred;					
<ul> <li>Support these simple instruct of instructions executed: load register, and, shift, compare e PC-relative address at least 8</li> </ul>	<sup>o</sup> Support these simple instructions, since they will dominate the number of instructions executed: load, store, add, subtract, move register- register, and, shift, compare equal, compare not equal, branch (with a PC-relative address at least 8-bits long), jump, call, and return;					
<sup>°</sup> Support these data sizes and bit IEEE 754 floating point nu	<ul> <li>Support these data sizes and types: 8-bit, 16-bit, 32-bit integers and 64- bit IEEE 754 floating point numbers;</li> </ul>					
<ul> <li>Use fixed instruction encoding if interested in performance and use variable instruction encoding if interested in code size;</li> </ul>						
<ul> <li>Provide at least 16 general purpose registers plus separate floating- point registers, be sure all addressing modes apply to all data transfer instructions, and aim for a minimalist instruction set.</li> </ul>						
CS420/520 Lec 4 ISA.46 UC. Colo	rado Springs Adapted from ©UCB97 & ©UCB03					





