






2^12 – 2^16 bytes 50 – 150 clock cycles
1M-10M clock cycles
0.8M-8M clock cycles
0.2M-2M clock cycles
10^ - 4 – 10^-5%
32-64 bit virtual addr.
→20-45 bit physical addr.
-






























Virtual page number			Page offse	et	
l page #)	Valid	Ref/use	Dirty	Protection	Physical Address (physical page #)
		•			
	l page #)	Valid	Valid Ref/use	Valid Ref/use Dirty	Valid Ref/use Dirty Protection


	ige tak	ole entries	s thi	s has many n	pecial <mark>cache</mark> of ames, but the most <i>TLB</i>
Virtual page number (virtual page #)	Valid	Ref/use	Dirty	Protection	Physical Address (physical page #)
TLB access time c					
	mana	gement a	ind han		ory) access time

















Summary of \	/irtual Memory						
° Virtual Memory i	nvented as another level of	of the hierarchy					
	a many processes to share Ill processes to disk, prot						
° (Multi-level) page	$^{\circ}$ (Multi-level) page tables to map virtual address to physical address						
° TLBs are important for fast translation							
° TLB misses are s	significant in performance	9					
° More informati CO 4: Chapter CA 5: Appendi	5						
CS420/520 virtual memory.28	UC. Colorado Springs	Adapted from ©UCB97 & ©UCB03					

