























Why Allow	ing Structural Hazards	?			
 A processor w/ factors are equ 	o structural hazards will alwa al, then why a designer allow	ys have a lower CPI, if other s structural hazards?			
Answer:					
	Cost!				
Duplication/se a) costly it b) process it needs	Duplication/separation of IC and DC: a) costly itself b) processor requires twice as much total memory bandwidth, if it needs to support IC and DC accesses in the same cycle.				
CS420/520 pipeline.13	UC. Colorado Springs	Adapted from ©UCB97 & ©UCB03			







































Situation	Exan sequ	iple code ence	Action
No dependence	LD DADD DSUB OR	R1, 45(R2) R5,R6,R7 R8,R6,R7 R9,R6,R7	No hazard possible because no dependence exists on R1 in the immediately following thre instructions.
Dependence requiring stall	LD DADD DSUB OR	R1 ,45(R2) R5, R1 ,87 R8,R6,R7 R9,R6,R7	Comparators detect the use of R1 in the DADD and stall the DADD (and DSUB and OR) before the DADD begins EX.
Dependence overcome by forwarding	LD DADD DSUB OR	R1,45(R2) R5,R6,R7 R8, R1, R7 R9,R6,R7	Comparators detect use of R1 in DSUB and forward result of load to ALU in time for DSUE to begin EX.
Dependence with accesses in order	LD DADD DSUB OR	R1 ,45(R2) R5,R6,R7 R8,R6,R7 R9, R1 ,R7	No action required because the read of R1 by 0 occurs in the second half of the ID phase, while the write of the loaded data occurred in the first half.

g-Reg ALU	ID/FX IR[rt]
	IF/ID.IR[rs]
g-Reg ALU	ID/EX.IR[rt] == IF/ID.IR[rt]
ad, Store, U imme, branch	ID/EX.IR[rt] == IF/ID.IR[rs]
e need for load in n requires three/	nterlock during the ID two comparisons
	eg-Reg ALU pad, Store, .U imme, branch e need for load in n requires three/ /pe 'rs' in the sau









Taken Branch	n vs. Not-Ta	ken Bı	ranch			
Cycle 4 Cycle 5	Cycle 6 Cycle 7	Cycle 8	Cycle 9	Cycle 10	Cycle 11	
12: Beq Ifetch Reg/Dec	Exec Mem	Wr]			
16: successor Ifetch	Ifetch Reg/Dec	Exec	Mem	Wr		
20: successor + 1	stall Ifetch	Reg/Dec	Exec	Mem	Wr	
24: successor + 2		Ifetch	Reg/Dec	Exec	Mem	Wr
How	this <i>stall</i> can b	e implen	nented b	y "cont	rol"?	
° Taken branch: If a	• <i>Taken</i> branch: If a branch changes the PC to its target address					
° Not-Taken (untak	• Not-Taken (untaken) branch: If a branch sequentially falls through					
 If the branch above is not taken, the second IF for branch successor is redundant 						
 How to take the advantage since the right instruction was indeed fetched? 						
CS420/520 pipeline.39	UC. Colorado Spi	ings		Adapte	ed from ©UCB	97 & ©UCB03

Reducing Pi	peline Branch Penalt	ties:
° Four simple con	pile-time schemes	
 STATIC: fixe software try the hardwar 	ed for each branch during th to minimize the branch pen e and of branch behavior	ne entire execution; nalty by using knowledge of
^o More powerful H branch prediction	W and SW techniques for b	oth static and dynamic
Instruction	Level Parallelism (ILP)	
CS420/520 pipeline.40	UC. Colorado Springs	Adapted from ©UCB97 & ©UCB03









° Execution cycle	l.	
branch in	struction	
sequentia	al successor 1	
branch ta	rget if taken <mark>or</mark> sequential su	ccessor 2 if not taken
• A HW comp - Instru - Thus,	oonent: branch delay slot (1 fo ction inside is executed whet what is the job for the compi	or MIPS) her branch is taken or not ler?
–Make	the successor instruction	valid and useful!

Technique 4 E	Example		
Untaken Ifatah Dag/D	na Evan Mam Wr		
Branch delay Instruction (i+1) Ifetcl	h Reg/Dec Exec Mem Wr		
Instruction i + 2	Ifetch Reg/Dec Exec Mem V	Vr	
Instruction i + 3	Ifetch Reg/Dec Exec	Mem Wr	
Instruction i + 4	Ifetch Reg/Dec I	Exec Mem	Wr
Taken branch Ifetch Reg/D	Dec Exec Mem Wr		
Branch delay Instruction (i+1) Ifetcl	h Reg/Dec Exec Mem Wr		
Branch target	Ifetch Reg/Dec Exec Mem V	Vr	
Branch target + 1	Ifetch Reg/Dec Exec M	Mem Wr	
Branch target + 2	Ifetch Reg/Dec I	Exec Mem	Wr
CS420/520 pipeline.46	UC. Colorado Springs A	Adapted from ©UCB97 &	©UCB03



